𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A 32 b LISP processor: K Watanabe, A Ishikawa, Y Yamada, Y Hibino (Electr. Commun. Labs., NTT, Tokyo, Japan) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp.200–201, 401

Publisher
Elsevier Science
Year
1988
Tongue
English
Weight
98 KB
Volume
19
Category
Article
ISSN
0026-2692

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

4 Mb pseudo/virtually SRAM: S Yoshioka,
4 Mb pseudo/virtually SRAM: S Yoshioka, Y Nagatoma, S Takahashi, S Miyamoto, M Uesugi (Oki Electr. Ind. Inc., Tokyo, Japan) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables FL, USA: Lewis Winner, Feb. 1987), pp. 20–21, 320–322. In German
📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 91 KB

A 4-K byte/17-ns cache memory has been introduced to a 1.3 pm CMOS/bipolar macrocell library for VLSI computers. The memory includes an address translation function, which uses an MOS memory cell and a comparator merged with a bipolar sense amplifier to accelerate access time. (6 refs.)

A 15 MIPS 32 b microprocessor: J Yetter,
A 15 MIPS 32 b microprocessor: J Yetter, M Forsyth, W Jaffe, D Tanksalvala, J Wheeler (Hewlett Packard, Fort Collins, CO, USA) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First. Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp. 26–27, 325. In German
📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 188 KB

An advanced digital signal processing systolic-array architecture currently under development is described. Aspects of the architecture that give improved performance are examined. Architecture simulations have reconfirmed that the design performs best on algorithms with strong locality of signal fl

Circuit technologies for 16 Mb DRAMs: T
Circuit technologies for 16 Mb DRAMs: T Mano, T Matsumura, J Yamada, J Inoue, S Nakajima, K Minegish, K Miura, T Matsuda, C Hashimoto, H Namatsu (NTT Electr. Commun. Lab., Kanagawa, Japan) 1987 IEEE International Solid State Circuits Confence. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp.22–23, 323–324
📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 91 KB
A BiCMOS image signal processor with lin
A BiCMOS image signal processor with line memories: Y Kobayashi, T Fukushima, S Miura, M Kanasaki, K Hirasawa (Hitachi Res. Lab., Ibaraki, Japan), K Asada, J Ide, K Yamasaki, Y Tanihara 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp. 182–183, 392
📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 38 KB
A 7 ns 128K multichip ECL RAM-with-logic
A 7 ns 128K multichip ECL RAM-with-logic module: M Iwabuchi, K Ogiue, K Nakamura, S Makagami, S Isomura, S Kuroda, S Kawashima (Hitachi Device Dev. Center, Tokyo, Japan) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp. 226–227, 411
📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 91 KB

A 4-K byte/17-ns cache memory has been introduced to a 1.3 pm CMOS/bipolar macrocell library for VLSI computers. The memory includes an address translation function, which uses an MOS memory cell and a comparator merged with a bipolar sense amplifier to accelerate access time. (6 refs.)