A 24-GHz 3.9-dB NF low-noise amplifier using 0.18 /spl mu/m CMOS technology
✍ Scribed by Shin, S.-C.; Ming-Da Tsai, ; Ren-Chieh Liu, ; Lin, K.-Y.; Huei Wang,
- Book ID
- 121687719
- Publisher
- IEEE
- Year
- 2005
- Tongue
- English
- Weight
- 463 KB
- Volume
- 15
- Category
- Article
- ISSN
- 1531-1309
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I
## Abstract A 20‐GHz CMOS low‐noise amplifier (LNA) fabricated with the 0.18 μm process is presented. This two‐stage cascaded common source LNA exhibits low power consumption with a satisfying performance such as overall gain and noise figure (NF). The measurement is performed on‐wafer. The 20‐GHz
## Abstract A high‐gain and low‐noise CMOS distributed amplifier (DA) is proposed.Flat and high S~21~ and flat and low NF was achieved simultaneously by using the proposed dual‐inductive‐peaking (L~D~ and L~P~) cascade gain cell, which constituted a cascode‐stage with a low‐Q RLC load and two induc
## Abstract A 20–29 GHz wideband CMOS low‐noise amplifier (LNA) with flat and low noise figure (NF), flat and high‐gain (__S__~21~), and excellent phase linearity property (group‐delay‐variation is only ±22.6 ps across the whole band) is demonstrated.To achieve flat and low NF, the size, layout, an