✦ LIBER ✦

A 0.8-μm CMOS technology for high-performance ASIC memory and channelless gate array

✍ Scribed by Liou, F.-T.; Han, Y.-P.; Bryant, F.R.; Zamanian, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 150 K channelless gate array design in

✍ Anderson, F.E.; Ford, J.M. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 405 KB

An optimized 1.0-μm CMOS technology for

✍ Ushiku, Y.; Kobayashi, T.; Yoshida, A.; Itoh, N.; Nishiyama, A.; Nakata, R. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 948 KB

A high-performance 0.25-μm CMOS technolo

✍ Chang, W.-H.; Davari, B.; Wordeman, M.R.; Taur, Y.; Hsu, C.C.-H.; Rodriguez, M.D 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 746 KB

A low-resistance self-aligned T-shaped g

✍ Hisamoto, D.; Umeda, K.; Nakamura, Y.; Kimura, S. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 151 KB

A 0.8-μm advanced single-poly BiCMOS tec

✍ Iranmanesh, A.A.; Ilderem, V.; Biswal, M.; Bastani, B. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 551 KB

Influence of well profile and gate lengt

✍ Bock, K.; Russ, C.; Badenes, G.; Groeseneken, G.; Deferm, L. 📂 Article 📅 1998 🏛 IEEE ⚖ 272 KB