✦ LIBER ✦

A 150 K channelless gate array design in 0.5-μm CMOS technology

✍ Scribed by Anderson, F.E.; Ford, J.M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An optimized 1.0-μm CMOS technology for

✍ Ushiku, Y.; Kobayashi, T.; Yoshida, A.; Itoh, N.; Nishiyama, A.; Nakata, R. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 948 KB

A 0.8-μm CMOS technology for high-perfor

✍ Liou, F.-T.; Han, Y.-P.; Bryant, F.R.; Zamanian, M. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 656 KB

0.5-μm 2 M-transistor BiPNMOS channelles

✍ Hara, H.; Sakurai, T.; Noda, M.; Nagamatsu, T.; Seta, K.; Momose, H.; Niitsu, Y. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 685 KB

A high speed 0.6-μm 16 K CMOS gate array

✍ Yamaguchi, Y.; Ishibashi, A.; Shimizu, M.; Nishimura, T.; Tsukamoto, K.; Horie, 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 888 KB

A 10 ns 54×54 b parallel structured full

✍ Mori, J.; Nagamatsu, M.; Hirano, M.; Tanaka, S.; Noda, M.; Toyoshima, Y.; Hashim 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 774 KB

5.5-V I/O in a 2.5-V 0.25-μm CMOS techno

✍ Annema, A.-J.; Geelen, G.J.G.M.; de Jong, P.C. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 343 KB