𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A 0.18 μm CMOS linear-in-dB AGC post-amplifier for optical communications

✍ Scribed by Francisco Aznar; Santiago Celma; Belén Calvo

Book ID
108210929
Publisher
Elsevier Science
Year
2011
Tongue
English
Weight
969 KB
Volume
51
Category
Article
ISSN
0026-2714

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

4.1 mW 50 dBΩ 10 Gbps transimpedance amp
4.1 mW 50 dBΩ 10 Gbps transimpedance amplifier for optical receivers in 0.13 μm CMOS
✍ Trong-Hieu Ngo; Tae-Woo Lee; Hyo-Hoon Park 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 592 KB

## Abstract A transimpedance amplifier (TIA), using the combination of the shunt‐feedback topology with the regulated‐cascode input stage and broadband matching network, is designed and implemented in a 0.13‐μm CMOS technology. The proposed TIA achieves a 3‐dB bandwidth of 7.5 GHz, transimpedance g

A 3.9-dB NF, 24.5-dB gain 0.3∼10.5-GHZ d
A 3.9-dB NF, 24.5-dB gain 0.3∼10.5-GHZ distributed amplifier using dual-inductive-peaking cascade gain cell for UWB systems in 0.18-μm CMOS
✍ Jin-Fa Chang; Yo-Sheng Lin 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 900 KB

## Abstract A high‐gain and low‐noise CMOS distributed amplifier (DA) is proposed.Flat and high S~21~ and flat and low NF was achieved simultaneously by using the proposed dual‐inductive‐peaking (L~D~ and L~P~) cascade gain cell, which constituted a cascode‐stage with a low‐Q RLC load and two induc

A K-band low-noise amplifier in 0.18-μm
A K-band low-noise amplifier in 0.18-μm CMOS technology for SUB-1-V operation
✍ Jun-De Jin; Shawn S. H. Hsu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 174 KB

## Abstract A K‐band low‐noise amplifier (LNA) was realized in a standard 0.18‐μm CMOS technology. The cascaded common‐source configuration of four stages was adopted for low voltage operation and high gain performance. In addition, the gate‐source transformer feedback technique was employed to ach

A 3-mW concurrent 2.4/5.2-GHz dual-band
A 3-mW concurrent 2.4/5.2-GHz dual-band low-noise amplifier for WLAN applications in 0.18-μm CMOS technology
✍ Tai-Hsing Lee; Yo-Sheng Lin 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 249 KB

## Abstract A concurrent 2.4/5.2‐GHz dual‐band monolithic low‐noise amplifier implemented with a 0.18‐μm mixed‐signal CMOS technology is reported for the first time. This LNA only consumed 3‐mW power, and achieved minimum noise figures of 3.3 and 3.26 dB and 2.4 and 5.2 GHz, respectively. Input and