A 0.13 μm poly-SiGe gate CMOS technology for low-voltage mixed-signal applications
✍ Scribed by Ponomarev, Y.V.; Stolk, P.A.; Dachs, C.J.J.; Montree, A.H.
- Book ID
- 114538226
- Publisher
- IEEE
- Year
- 2000
- Tongue
- English
- Weight
- 159 KB
- Volume
- 47
- Category
- Article
- ISSN
- 0018-9383
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
## Abstract A Q‐band low‐noise amplifier (LNA) suitable for low‐voltage operation is presented in this paper.The amplifier uses a low‐voltage cascode structure in the first stage of the amplifier and was fabricated using a 0.13‐μm RF CMOS process with eight layers of copper metallization. Low‐volta
## Abstract A low‐power GPS local generator using a 0.13‐μm CMOS process is presented. The complementary CMOS VCO, whose power consumption is about 0.6 mW, achieves the wide tuning range of 700 MHz and phase noise of −116 to −120 dBc/Hz at 1‐MHz frequency offset. To lower VCO gain and increase tuna