✦ LIBER ✦

0.3-μm mixed analog/digital CMOS technology for low-voltage operation

✍ Scribed by Ishii, T.; Miyamoto, M.; Nagai, R.; Nishida, T.; Seki, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-voltage operational amplifier in 0.1

✍ Schlogl, F.; Zimmermann, H. 📂 Article 📅 2004 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 277 KB

0.15-μm RF CMOS technology compatible wi

✍ Saito, M.; Ono, M.; Fujimoto, R.; Tanimoto, H.; Ito, N.; Yoshitomi, T.; Ohguro, 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 174 KB

Fully-Depleted SOI CMOS Technology for L

✍ D. Flandre; J. P. Colinge; J. Chen; D. De Ceuster; J. P. Eggermont; L. Ferreira; 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 283 KB

A 0.13 μm poly-SiGe gate CMOS technology

✍ Ponomarev, Y.V.; Stolk, P.A.; Dachs, C.J.J.; Montree, A.H. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 159 KB

A 0.8 μm BiCMOS technology for mixed ana

✍ J. Arndt; P. Conze 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 216 KB

4-Bit Parallel-Input Exponential Digital

✍ Sandhya Purighalla; Brent Maundy 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 859 KB