✦ LIBER ✦

VLSI CMOS technology for low power sensor applications

✍ Scribed by Michael C. Smayling

Publisher: Elsevier Science
Year: 1989
Tongue: English
Weight: 456 KB
Volume: 34
Category: Article
ISSN: 0167-2738
DOI: 10.1016/0167-2738(89)90441-4

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS device and interconnect technology

CMOS device and interconnect technology enhancements for low power/low voltage applications

✍ P.K. Vasudev 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 695 KB

Low-power circuit design techniques for

Low-power circuit design techniques for multimedia CMOS VLSIs

✍ Tadahiro Kuroda; Takayasu Sakurai 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 233 KB 👁 1 views

A CMOS low-voltage low-power temperature

A CMOS low-voltage low-power temperature sensor

✍ Paulo Cesar Crepaldi; Tales Cleber Pimenta; Robson Luiz Moreno 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 800 KB

A low-power CMOS receiver for wireless s

A low-power CMOS receiver for wireless sensor networks

✍ Yen-Jen Chen; Yu-Tso Lin; Fang-Ren Liao; Hsiao-Chin Chen; Shey-Shi Lu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 245 KB

## Abstract A monolithic on‐off keying receiver is presented for wireless sensor network applications. By employing the self‐mixing technique, the demodulator is constructed from a voltage multiplier instead of a rectifier in this work. The proposed receiver can achieve a data rate upto 1 Mb/s at a

A low-power CMOS dual-band RF receiver f

A low-power CMOS dual-band RF receiver for IEEE 802.15.4-based sensor node applications

✍ Trung-Kien Nguyen; Hoyong Kang; Nae-Soo Kim; Cheol-Sig Pyo 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 336 KB

## Abstract This article presents the design and experimental results of a low‐power dual‐band RF receiver front‐end including a dual‐band low‐noise amplifier (LNA) and a downconversion mixer based on the IEEE 802.15.4 standard for sensor node applications. A dual‐band LNA with two inputs is tuned

Shallow source-drain structures for VLSI

Shallow source-drain structures for VLSI CMOS technology

✍ AL Butler; DJ Foster 📂 Article 📅 1985 🏛 Elsevier Science ⚖ 220 KB

This paper proposes an improved CMOS source-drain technique which employs amorphising silicon implants prior to dopant implantation to eliminate ion channelling and platinum silicidation to substantially reduce sheet resistance. Counterdoping of the p+ regions by high concentration arsenic implantat