## Abstract A low‐power 2.4‐GHz SiGe HBT receiver front‐end for wireless sensor networks utilizing current‐ reuse technique is reported for the first time. The proposed receiver comprises the low‐noise amplifier (LNA), the passive mixer, and the intermediate frequency (IF) amplifier. To reduce the
A low-power CMOS receiver for wireless sensor networks
✍ Scribed by Yen-Jen Chen; Yu-Tso Lin; Fang-Ren Liao; Hsiao-Chin Chen; Shey-Shi Lu
- Publisher
- John Wiley and Sons
- Year
- 2009
- Tongue
- English
- Weight
- 245 KB
- Volume
- 51
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
A monolithic on‐off keying receiver is presented for wireless sensor network applications. By employing the self‐mixing technique, the demodulator is constructed from a voltage multiplier instead of a rectifier in this work. The proposed receiver can achieve a data rate upto 1 Mb/s at a power consumption of 15.4 mW while occupying a die area of only 0.25 mm^2^. For a bit rate of 5 kb/s and a pseudo‐random sequence of 2^9^ − 1, the receiver exhibits a sensitivity of −60 dBm at 433 MHz. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 2618–2620, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24707
📜 SIMILAR VOLUMES
## Abstract This article presents the design and experimental results of a low‐power dual‐band RF receiver front‐end including a dual‐band low‐noise amplifier (LNA) and a downconversion mixer based on the IEEE 802.15.4 standard for sensor node applications. A dual‐band LNA with two inputs is tuned
## Abstract An ultrawideband CMOS distributed receiver front‐end utilizing cascade gain cell structure is designed in Jazz 0.18‐μm CMOS process.The proposed distributed front‐end, fully integrating a low‐noise amplifier (LNA) and mixer together, demonstrates 11.5–14 dB gain, 5–6.5 dB noise figure a
## Abstract In this article, a low‐power low‐phase‐noise 48‐GHz CMOS LC voltage‐control oscillator (VCO) using standard 0.13‐μm CMOS technology is reported. Low‐power consumption is achieved by maximizing the equivalent parallel resistance of the LC tank, while low‐phase‐noise is achieved by suppre