𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A novel CMOS distributed receiver front-end for wireless ultrawideband receivers

✍ Scribed by Xin Guan; Cam Nguyen

Publisher
John Wiley and Sons
Year
2010
Tongue
English
Weight
438 KB
Volume
52
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

An ultrawideband CMOS distributed receiver front‐end utilizing cascade gain cell structure is designed in Jazz 0.18‐μm CMOS process.The proposed distributed front‐end, fully integrating a low‐noise amplifier (LNA) and mixer together, demonstrates 11.5–14 dB gain, 5–6.5 dB noise figure and more than 9‐dB RF/LO return loss over 2–17 GHz with a fixed IF frequency of 500 MHz and LO power of 5 dBm. The entire circuit occupies 1.7 × 1.0 mm^2^ including on‐wafer pads and consumes 170 mA from 1.8‐V voltage supply. © 2010 Wiley Periodicals, Inc. Microwave Opt Technol Lett 52: 1790–1792, 2010; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.25316

📜 SIMILAR VOLUMES

A low-power CMOS receiver for wireless s
A low-power CMOS receiver for wireless sensor networks
✍ Yen-Jen Chen; Yu-Tso Lin; Fang-Ren Liao; Hsiao-Chin Chen; Shey-Shi Lu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 245 KB

## Abstract A monolithic on‐off keying receiver is presented for wireless sensor network applications. By employing the self‐mixing technique, the demodulator is constructed from a voltage multiplier instead of a rectifier in this work. The proposed receiver can achieve a data rate upto 1 Mb/s at a

Design improvements in distributed ampli
Design improvements in distributed amplifiers for optical receiver front ends
✍ F. Giannini; E. Limiti; G. Orengo; A. Serino; M. De Dominicis 📂 Article 📅 2003 🏛 John Wiley and Sons 🌐 English ⚖ 247 KB

## Abstract This paper reports circuit design improvements with respect to classical distributed transimpedance amplifiers for optical receiver front ends to obtain the highest gain and bandwidth performances using a low‐cost MMIC technology. The design issues have been applied to the design of a f

A low-power 2.4-GHz receiver front-end f
A low-power 2.4-GHz receiver front-end for wireless sensor networks
✍ Yu-Tso Lin; Yo-Sheng Lin; Shey-Shi Lu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 364 KB

## Abstract A low‐power 2.4‐GHz SiGe HBT receiver front‐end for wireless sensor networks utilizing current‐ reuse technique is reported for the first time. The proposed receiver comprises the low‐noise amplifier (LNA), the passive mixer, and the intermediate frequency (IF) amplifier. To reduce the

A dual-band receiver front-end using cur
A dual-band receiver front-end using current-mode passive mixer with digitally-controlled oscillator in 90-NM CMOS
✍ Jinghong Chen; Shaorui Li; Craig Appel; Brian Hotron; Lawrence 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 324 KB

## Abstract This work presents a receiver front‐end that targets mobile video applications, and integrates a dual‐band LNA, a current‐mode passive mixer, a reference Gilbert mixer, and a digitally‐controlled oscillator providing the quadrature LO signal for the mixers. The conversion gain and therm

A high-SFDR direct digital frequency syn
A high-SFDR direct digital frequency synthesizer with embedded error-compensation CMOS OTP ROM for wireless receivers
✍ Chi-Chun Huang; Guo-Lin Jhuang; Chua-Chin Wang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 472 KB

## Abstract A direct digital frequency synthesizer (DDFS) using on‐chip CMOS one‐time programmable read‐only memory (OTP ROM) is presented. A straight‐line approximation algorithm for sinusoid with compensation is adopted such that the accuracy could be maintained and the cost is reduced. Most impo

RF receiver front end for 28.5 GHz appli
RF receiver front end for 28.5 GHz applications on a 70 GHz FT SiGe BiCMOS process
✍ Fernando Fortes; Reza Mahmoudi; Arthur van Roermund 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 295 KB

## Abstract This article presents the design and test of a receiver front end aimed at LMDS applications at 28.5 GHz. It presents a system‐level design after which the receiver was designed. The receiver comprises an LNA, quadrature mixer and quadrature local oscillator. Experimental results at 24