✦ LIBER ✦

VIB-1 scaling limitations of P channel devices in a CMOS technology

✍ Scribed by Scott, D.B.

Book ID: 114593946
Publisher: IEEE
Year: 1981
Tongue: English
Weight: 106 KB
Volume: 28
Category: Article
ISSN: 0018-9383
DOI: 10.1109/t-ed.1981.20590

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optimization of a very cost-effective hi

Optimization of a very cost-effective high voltage p-channel transistor implemented in a standard twin-tub CMOS technology

✍ A. Pérez-Tomás; X. Jordà; P. Godignon 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 682 KB

This paper discusses the optimization and fabrication of a high voltage p-channel extended drain MOSFET (ED-pMOSFET) using standard low cost 2.5 lm twin-tub CMOS technology for digital applications, with only one extra processing step. The ED-pMOSFET transistor has been optimized using 2D simulators

A re-examination of practical performanc

A re-examination of practical performance limits of scaled n-channel and p-channel MOS devices for VLSI: Hisashi Shichijo. Solid-St. Electron.26 (10), 969 (1983)

📂 Article 📅 1984 🏛 Elsevier Science 🌐 English ⚖ 132 KB

DC gain analysis of scaled CMOS op amp i

DC gain analysis of scaled CMOS op amp in Sub-100 nm technology nodes: A research based on channel length modulation effect

✍ Jia Cheng; Jian-fei Jiang; Qi-yu Cai 📂 Article 📅 2009 🏛 Chinese Electronic Periodical Services 🌐 English ⚖ 322 KB

On the SiO2-based gate-dielectric scalin

On the SiO2-based gate-dielectric scaling limit for low-standby power applications in the context of a 0.13 μm CMOS logic technology

✍ Yo-Sheng Lin; Huan-Tsung Huang; Chung-Cheng Wu; Ying-Keung Leung; Hsu-Yang Pan; 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 238 KB

[IEEE 1998 Bipolar/BiCMOS Circuits and T

[IEEE 1998 Bipolar/BiCMOS Circuits and Technology Meeting - Minneapolis, MN, USA (27-29 Sept. 1998)] Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198) - DC substrate coupling between LDMOS and CMOS devices in Hyperintegration I technology

✍ Venkatesan, V.; Nguyen, Q.; Bose, A.; Parris, P. 📂 Article 📅 1998 🏛 IEEE ⚖ 296 KB

[IEEE 2001 International Symposium on VL

[IEEE 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers - Hsinchu, Taiwan (18-20 April 2001)] 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517) - Investigation on ESD robustness of CMOS devices in a 1.8-V 0.15-μm partially-depleted SOI salicide CMOS technology

✍ Ming-Dou Ker, ; Kei-Kang Hong, ; Tung-Yang Chen, ; Tang, H.; Huang, S.-C.; Chen, 📂 Article 📅 2001 🏛 IEEE ⚖ 410 KB