✦ LIBER ✦

Vector sets for exhaustive testing of logic circuits

✍ Scribed by Seroussi, G.; Bshouty, N.H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Derivation of Minimum Test Sets for Unat

✍ Betancourt, R. 📂 Article 📅 1971 🏛 IEEE 🌐 English ⚖ 1021 KB

Complete test-set generation for bridgin

✍ Sanjoy Kumar Basu; Jogesh Chandra Paul; Pramode Ranjan Bhattacharjee 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 588 KB

Circuit testable design and universal te

✍ Zhongliang Pan 📂 Article 📅 2007 🏛 SP Science Press 🌐 English ⚖ 208 KB

Robust testing of CMOS logic circuits

✍ Niraj K. Jha 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 545 KB

Testing of zipper CMOS logic circuits

✍ Tong, Q.; Jha, N.K. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 470 KB

Tree-structured LFSR synthesis scheme fo

✍ Rau, J.C.; Jone, W.B.; Chang, S.C.; Wu, Y.L. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 208 KB