✦ LIBER ✦

Using constraint programming for the design of network-on-chip architectures

✍ Scribed by Demiriz, Ayhan; Bagherzadeh, Nader; Alhussein, Abdulaziz

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design methodology for on-chip bus archi

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

Network-on-chip architectures and design

✍ Benini, L.; Bertozzi, D. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 201 KB

Linear-programming-based techniques for

✍ Srinivasan, K.; Chatha, K.S.; Konjevod, G. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 777 KB

A networks-on-chip architecture design s

✍ Peng Liu; Bingjie Xia; Chunchang Xiang; Xiaohang Wang; Weidong Wang; Qingdong Ya 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 910 KB

Design of Network-on-Chip Architectures

✍ Leary, G.; Srinivasan, K.; Mehta, K.; Chatha, K.S. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 852 KB

Design of a Bufferless Photonic Clos Net

📂 Article 📅 2014 🏛 IEEE 🌐 English ⚖ 636 KB