𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Linear-programming-based techniques for synthesis of network-on-chip architectures

✍ Scribed by Srinivasan, K.; Chatha, K.S.; Konjevod, G.


Book ID
115538097
Publisher
IEEE
Year
2006
Tongue
English
Weight
777 KB
Volume
14
Category
Article
ISSN
1063-8210

No coin nor oath required. For personal study only.


πŸ“œ SIMILAR VOLUMES


Timing analysis of network on chip archi
✍ Cristian Grecu; Partha Pratim Pande; AndrΓ© Ivanov; Res Saleh πŸ“‚ Article πŸ“… 2005 πŸ› Elsevier Science 🌐 English βš– 267 KB

Recently, the use of multiprocessor system-on-chip (MP-SoC) platforms has emerged as an important integrated circuit design trend for high-performance computing applications. As the number of reusable intellectual property (IP) blocks on such platforms continues to increase, many have argued that mo