✦ LIBER ✦

A networks-on-chip architecture design space exploration – The LIB

✍ Scribed by Peng Liu; Bingjie Xia; Chunchang Xiang; Xiaohang Wang; Weidong Wang; Qingdong Yao

Book ID: 104014523
Publisher: Elsevier Science
Year: 2009
Tongue: English
Weight: 910 KB
Volume: 35
Category: Article
ISSN: 0045-7906
DOI: 10.1016/j.compeleceng.2008.11.027

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design space exploration for optimizing

Design space exploration for optimizing on-chip communication architectures

✍ Lahiri, K.; Raghunathan, A.; Dey, S. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 549 KB

A GA-based design space exploration fram

A GA-based design space exploration framework for parameterized system-on-a-chip platforms

✍ Ascia, G.; Catania, V.; Palesi, M. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 1001 KB

PMCNOC: A Pipelining Multi-channel Centr

PMCNOC: A Pipelining Multi-channel Central Caching Network-on-chip Communication Architecture Design

✍ N. Wang; A. Sanusi; P. Y. Zhao; M. Elgamel; M. A. Bayoumi 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 600 KB

Construction of a multidimensional plane

Construction of a multidimensional plane network-on-chip architecture based on the hypercube structure

✍ Chang Wu; Yubai Li; Qicong Peng; Song Chai; Zhongming Yang 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 584 KB

Design and analysis of a multilink acces

Design and analysis of a multilink access subsystem based on the Batcher-banyan network architecture

✍ Lau, P.S.Y.; Leon-Garcia, A. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 842 KB

Trade-offs in the design of a router wit

Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip

✍ Rijpkema, E.; Goossens, K.; Radulescu, A.; Dielissen, J.; van Meerbergen, J.; Wi 📂 Article 📅 2003 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 488 KB