✦ LIBER ✦

Design space exploration for optimizing on-chip communication architectures

✍ Scribed by Lahiri, K.; Raghunathan, A.; Dey, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A networks-on-chip architecture design s

✍ Peng Liu; Bingjie Xia; Chunchang Xiang; Xiaohang Wang; Weidong Wang; Qingdong Ya 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 910 KB

Design methodology for on-chip bus archi

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

A GA-based design space exploration fram

✍ Ascia, G.; Catania, V.; Palesi, M. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 1001 KB

Architecture and synthesis for on-chip m

✍ Cong, J.; Yiping Fan; Guoling Han; Xun Yang; Zhiru Zhang 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 982 KB

A customizable processor architecture fo

✍ Salgado, F. ;Garcia, P. ;Gomes, T. ;Cabral, J. ;Mendes, J. ;Ekpanyapong, M. ;Tav 📂 Article 📅 2012 🏛 IEEE ⚖ 894 KB

Fault model for on-chip communication an

✍ Lei Li; Jianhao Hu 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 512 KB