✦ LIBER ✦

Transistor sizing for low power CMOS circuits

✍ Scribed by Borah, M.; Owens, R.M.; Irwin, M.J.

Book ID: 119778049
Publisher: IEEE
Year: 1996
Tongue: English
Weight: 738 KB
Volume: 15
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.503935

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Transistor sizing for large combinationa

Transistor sizing for large combinational digital CMOS circuits

✍ Lucas S. Heusler; Wolfgang Fichtner 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 726 KB

This article describes a new method to determine the device sizes of combinational digital CMOS circuits for an upper limit on the signal propagation delays. By modeling gate delay and area or power consumption of a circuit as a simple analytical function of the device sizes, transistor sizing can b

The impact of transistor sizing on power

The impact of transistor sizing on power efficiency in submicron CMOS circuits

✍ Rogenmoser, R.; Kaeslin, H. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 101 KB

A global delay model for domino cmos cir

A global delay model for domino cmos circuits with application to transistor sizing

✍ S. M. Kang; H. Y. Chen 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 711 KB

A deterministic algorithm for automatic

A deterministic algorithm for automatic CMOS transistor sizing

✍ Richman, B.A.; Hansen, J.E.; Cameron, K. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 453 KB

Low power SEU immune CMOS memory circuit

Low power SEU immune CMOS memory circuits

✍ Liu, M.N.; Whitaker, S. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 590 KB

Low-power circuit design techniques for

Low-power circuit design techniques for multimedia CMOS VLSIs

✍ Tadahiro Kuroda; Takayasu Sakurai 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 233 KB 👁 1 views