✦ LIBER ✦

The impact of transistor sizing on power efficiency in submicron CMOS circuits

✍ Scribed by Rogenmoser, R.; Kaeslin, H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The impact of scaling down to deep submi

✍ Huang, Q.; Piazza, F.; Orsatti, P.; Ohguro, T. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 293 KB

The impact of scaling down to deep submi

✍ Huang, Q.; Piazza, F.; Orsatti, P.; Ohguro, T. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 293 KB

The influence of polysilicon gate morpho

✍ F.N. Cubaynes; P.A. Stolk; J. Verhoeven; F. Roozeboom; P.H. Woerlee 📂 Article 📅 2001 🏛 Elsevier Science 🌐 English ⚖ 282 KB

[IEEE Custom Integrated Circuits Confere

✍ Kinget, P.; Steyaert, M. 📂 Article 📅 1996 🏛 IEEE ⚖ 398 KB

Impact of high-permittivity dielectrics

✍ X. Loussier; D. Munteanu; J.L. Autran 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 201 KB

The influence of an LIGBT on CMOS latch

✍ Huang, A.Q.; Amaratunga, G.A.J. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 209 KB