✦ LIBER ✦

Low power SEU immune CMOS memory circuits

✍ Scribed by Liu, M.N.; Whitaker, S.

Book ID: 115513552
Publisher: IEEE
Year: 1992
Tongue: English
Weight: 590 KB
Volume: 39
Category: Article
ISSN: 0018-9499
DOI: 10.1109/23.211353

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of low-power quaternary CMOS logi

Design of low-power quaternary CMOS logic circuits

✍ Chotei Zukeran; Chushin Afuso; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1986 🏛 John Wiley and Sons 🌐 English ⚖ 641 KB

Robust design of low power CMOS analogue

Robust design of low power CMOS analogue integrated circuits

✍ Tarim, T.B.; Ismail, M. 📂 Article 📅 2001 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 603 KB

Synthesis of low-power CMOS circuits usi

Synthesis of low-power CMOS circuits using hybrid topologies

✍ Michael Gallant; Dhamin Al-Khalili 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 430 KB

This paper describes the development of a logic synthesis tool, BDDMAP, designed speci"cally to work with a reduced set cell library consisting of a combination of pass logic and standard CMOS topologies. Delay and statistical power models have been developed for pass logic cells to be used in our o

Multi-Voltage CMOS Circuit Design (Kursu

Multi-Voltage CMOS Circuit Design (Kursun/Multi-Voltage CMOS Circuit Design) || Low-Voltage Power Supplies

✍ Kursun, Volkan; Friedman, Eby G. 📂 Article 📅 2006 🏛 John Wiley & Sons, Ltd 🌐 English ⚖ 430 KB

This book presents an in-depth treatment of various power reduction and speed enhancement techniques based on multiple supply and threshold voltages. A detailed discussion of the sources of power consumption in CMOS circuits will be provided whilst focusing primarily on identifying the mechanisms by

Low-power circuit design techniques for

Low-power circuit design techniques for multimedia CMOS VLSIs

✍ Tadahiro Kuroda; Takayasu Sakurai 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 233 KB 👁 1 views

A simple voltage scaling formula for low

A simple voltage scaling formula for low-power CMOS circuits

✍ Dee-Gwan Kang; Young June Park; Hong Shick Min 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 140 KB