✦ LIBER ✦

Timing analysis for DCFL/SDCFL VLSI circuits

✍ Scribed by L. Gómez; A. Hernández; A. Nunez

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Characterization of integration algorith

✍ Giovanni De Micheli; Alberto Sangiovanni-Vincentelli 📂 Article 📅 1982 🏛 John Wiley and Sons 🌐 English ⚖ 561 KB

Area-time tradeoffs for universal VLSI c

✍ Sandeep N. Bhatt; Gianfranco Bilardi; Geppino Pucci 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 606 KB

Compiling gate RC models into a top leve

✍ Zainalabedin Navabi 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 723 KB

Statistical analysis of subthreshold lea

✍ Rao, R.; Srivastava, A.; Blaauw, D.; Sylvester, D. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 310 KB

Gate oxide leakage current analysis and

✍ Dongwoo Lee; Blaauw, D.; Sylvester, D. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 538 KB

Critical area analysis for design-based

✍ Doris Schmitt-Landsiedel; Doris Keitel-Schulz; Jitendra Khare; Susanne Griep; Wo 📂 Article 📅 1995 🏛 John Wiley and Sons 🌐 English ⚖ 444 KB