𝔖 Bobbio Scriptorium

✦ LIBER ✦

The Failure Analysis of High Voltage Tolerance IO Buffer under ESD

Book ID: 104057803
Publisher: Elsevier Science
Year: 2004
Tongue: English
Weight: 839 KB
Volume: 44
Category: Article
ISSN: 0026-2714
DOI: 10.1016/j.microrel.2004.07.089

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Effects of different buffer structures o

Effects of different buffer structures on the avalanche behaviour of high voltage diodes under high reverse current conditions

✍ Felsl, H.P.; Heinze, B.; Lutz, J. 📂 Article 📅 2006 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 222 KB

[IEEE 9th International Symposium on the

[IEEE 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits - Singapore (8-12 July 2002)] Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614) - Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution [CMOS]

✍ Ming-Dou Ker, ; Jeng-Jie Peng, ; Hsin-Chin Jiang, 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 828 KB

An analysis of the asymmetric polarizati

An analysis of the asymmetric polarization method under conditions of relatively high applied voltage

✍ S. Crouch-Baker 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 646 KB

[IEEE 2012 19th IEEE International Sympo

[IEEE 2012 19th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2012) - Singapore, Singapore (2012.07.2-2012.07.6)] 2012 19th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits - A simple solution for low-driving-current output buffer failed at the low voltage ESD zapping event

✍ Lee, Jian-Hsing; Shih, J. R.; Yang, Dao-Hong; Kuan, Hing-Poh 📂 Article 📅 2012 🏛 IEEE ⚖ 891 KB

[IEEE 2010 17th IEEE International Sympo

[IEEE 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2010) - Singapore, Singapore (2010.07.5-2010.07.9)] 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits - ESD protection design for low trigger voltage and high latch-up immunity

✍ Tseng, Jen-Chou; Hsu, Chung-Ti; Tsai, Chia-Ku; Yu-Ching Liao, ; Ker, Ming-Dou 📂 Article 📅 2010 🏛 IEEE ⚖ 606 KB

[IEEE 2007 14th International Symposium

[IEEE 2007 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits - Bangalore, India (2007.07.11-2007.07.13)] 2007 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits - The Impact of N-Drift Implant on ESD Robustness of High-Voltage NMOS with Embedded SCR Structure in 40-V CMOS Process

✍ Chang, Wei-Jen; Ker, Ming-Dou; Lai, Tai-Xiang; Tang, Tien-Hao; Su, Kuan-Cheng 📂 Article 📅 2007 🏛 IEEE ⚖ 412 KB