✦ LIBER ✦

The design and implementation of a pascal-based language for array processor architectures

✍ Scribed by R.H. Perrott; R.W. Lyttle; P.S. Dhillon

Publisher: Elsevier Science
Year: 1987
Tongue: English
Weight: 929 KB
Volume: 4
Category: Article
ISSN: 0743-7315
DOI: 10.1016/0743-7315(87)90037-2

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The RPA — Optimising a processor array a

The RPA — Optimising a processor array architecture for implementation using VLSI

✍ C.R. Jesshope 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 457 KB

The RPA project aims at developing a general purpose array architecture exhibiting a wide range of perceived user parallelism. It comprises an array of efficient single-bit-slice cells, which can be configured in any number to form the processing elements of a processor array. Any number of cells i

The design and implementation of a dual

The design and implementation of a dual processor graphics terminal

✍ G.W. Smethurst 📂 Article 📅 1985 🏛 Elsevier Science ⚖ 662 KB

Design of a reconfigurable VLSI processo

Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

✍ Yoshichika Fujioka; Michitaka Kameyama 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 339 KB 👁 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri

Design and implementation of a client-se

Design and implementation of a client-server architecture for taxonomy manager

✍ Jacqueline R. Reich 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 263 KB 👁 3 views

Taxonomy Manager (TM) is a computer-based, full-text method dedicated to represent biological knowledge allowing scientists to continuously revise and reorganize the conceptual framework of data and their interpretation. The system architecture distinguishes clients and a task oriented server. TM pr

Architectural design of a programmable c

Architectural design of a programmable cell for the implementation of a filter bank on FPGA

✍ J Louzao; S Paz; D Tejera; G Bellora; G Langwagen 📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 794 KB

Design and implementation of a scalable

Design and implementation of a scalable switch architecture for efficient high-speed data multicasting

✍ Cheng Li; R. Venkatesan; Howard M. Heys 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 576 KB

## Abstract This paper presents the design and implementation of a new scalable cell‐based multicast switch fabric for broadband communications. Using distributed control and modular design, the multicast balanced gamma switch features a scalable, high performance architecture for unicast, multicas