✦ LIBER ✦

Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores

✍ Scribed by Li Chen; Xiaoliang Bai; Sujit Dey

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Utilizing On-chip Resources for Testing

✍ Carsten Wegener; Heinz Mattes; Stephane Kirmser; Frank Demmerle; Sebastian Sattl 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 256 KB

High-level crosstalk defect Simulation m

✍ Xiaoliang Bai; Dey, S. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 270 KB

Deterministic Test Vector Compression/De

✍ Abhijit Jas; Nur A. Touba 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 121 KB

On-chip picosecond time-domain measureme

✍ Eisenstadt, W.R.; Hammond, R.B.; Dutton, R.W. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 679 KB

Test methods for crosstalk-induced delay

✍ Bengtsson, T.; Kumar, S.; Ubar, R.-J.; Jutman, A.; Peng, Z. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 370 KB

Test-wrapper optimisation for embedded c

✍ Noia, B.; Chakrabarty, K. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 664 KB