✦ LIBER ✦

Testing differential split-level CMOS circuits

✍ Scribed by Aziz, S.M.; Waller, W.A.J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Differential split-level CMOS logic for

✍ Pfennings, L.C.M.G.; Mol, W.G.L.; Bastiaens, J.J.J.; van Dijk, J.M.F. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 987 KB

A high-speed two's complement multiplier

✍ S.M. Aziz; W.A.J. Waller 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 557 KB

Performance of CMOS differential circuit

✍ Ng, P.; Balsara, P.T.; Steiss, D. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 552 KB

Current testing in dynamic CMOS circuits

✍ J. Figueras; M. Renovell 📂 Article 📅 1995 🏛 Springer US 🌐 English ⚖ 350 KB

Robust testing of CMOS logic circuits

✍ Niraj K. Jha 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 545 KB

Testing of zipper CMOS logic circuits

✍ Tong, Q.; Jha, N.K. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 470 KB