✦ LIBER ✦

Differential split-level CMOS logic for subnanosecond speeds

✍ Scribed by Pfennings, L.C.M.G.; Mol, W.G.L.; Bastiaens, J.J.J.; van Dijk, J.M.F.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Testing differential split-level CMOS ci

✍ Aziz, S.M.; Waller, W.A.J. 📂 Article 📅 1994 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 549 KB

An expression for the propagation delay

✍ Sheridan, P.; Huizer, C.M. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 524 KB

Split-level precharge differential logic

✍ Jungho Lee; Joonbae Park; Byungjoon Song; Wonchan Kim 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 104 KB

A high-speed two's complement multiplier

✍ S.M. Aziz; W.A.J. Waller 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 557 KB

Latched CMOS differential logic (LCDL) f

✍ Wu, Chung-Yu; Cheng, Kuo-Hsing 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 471 KB

Dynamic asynchronous logic for high-spee

✍ McAuley, A.J. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 694 KB