𝔖 Bobbio Scriptorium

✦ LIBER ✦

Testing-Based Watermarking Techniques for Intellectual-Property Identification in SOC Design

✍ Scribed by Yu-Cheng Fan

Book ID: 114630811
Publisher: IEEE
Year: 2008
Tongue: English
Weight: 787 KB
Volume: 57
Category: Article
ISSN: 0018-9456
DOI: 10.1109/tim.2007.911623

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Publicly detectable watermarking for int

Publicly detectable watermarking for intellectual property authentication in VLSI design

✍ Gang Qu 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 342 KB

[IEEE 2011 3rd International Conference

[IEEE 2011 3rd International Conference on Electronics Computer Technology (ICECT) - Kanyakumari, India (2011.04.8-2011.04.10)] 2011 3rd International Conference on Electronics Computer Technology - Watermarking techniques for IP identification based on testing in SOC design at behavioural level

✍ Jose, V. I. Mebin; Newtondavidraj, W.; Daniel, P. 📂 Article 📅 2011 🏛 IEEE ⚖ 451 KB

[IEEE 2012 Design, Automation & Test in

[IEEE 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012) - Dresden (2012.03.12-2012.03.16)] 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE) - Test pin count reduction for NoC-based Test delivery in multicore SOCs

✍ Richter, M.; Chakrabarty, K. 📂 Article 📅 2012 🏛 IEEE ⚖ 230 KB

[IEEE 2006 Design, Automation and Test i

[IEEE 2006 Design, Automation and Test in Europe - Munich, Germany (2006.3.6-2006.3.10)] Proceedings of the Design Automation & Test in Europe Conference - ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding

✍ Muller, O.; Baghdadi, A.; Jezequel, M. 📂 Article 📅 2006 🏛 IEEE ⚖ 289 KB

[IEEE Comput. Soc 20th IEEE VLSI Test Sy

[IEEE Comput. Soc 20th IEEE VLSI Test Symposium (VTS 2002) - Monterey, CA, USA (28 April-2 May 2002)] Proceedings 20th IEEE VLSI Test Symposium (VTS 2002) - Reconfiguration technique for reducing test time and test data volume in Illinois Scan Architecture based designs

✍ Pandey, A.R.; Patel, J.H. 📂 Article 📅 2002 🏛 IEEE Comput. Soc ⚖ 321 KB

[IEEE 2011 Design, Automation & Test in

[IEEE 2011 Design, Automation & Test in Europe - Grenoble (2011.03.14-2011.03.18)] 2011 Design, Automation & Test in Europe - A new reconfigurable clock-gating technique for low power SRAM-based FPGAs

✍ Sterpone, L; Carro, L; Matos, D; Wong, S; Fakhar, F 📂 Article 📅 2011 🏛 IEEE ⚖ 524 KB