✦ LIBER ✦

[IEEE 2011 Design, Automation & Test in Europe - Grenoble (2011.03.14-2011.03.18)] 2011 Design, Automation & Test in Europe - A new reconfigurable clock-gating technique for low power SRAM-based FPGAs

✍ Scribed by Sterpone, L; Carro, L; Matos, D; Wong, S; Fakhar, F

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2011 Design, Automation & Test in

✍ Thapliyal, H; Ranganathan, N 📂 Article 📅 2011 🏛 IEEE ⚖ 132 KB

[IEEE 2011 Design, Automation & Test in

✍ Bo Yang, ; Sanghani, A; Sarangi, S; Chunsheng Liu, 📂 Article 📅 2011 🏛 IEEE ⚖ 163 KB

[IEEE 2011 Design, Automation & Test in

✍ Kamal, M; Afzali-Kusha, Ali; Pedram, M 📂 Article 📅 2011 🏛 IEEE ⚖ 172 KB

[IEEE 2011 Design, Automation & Test in

✍ Chakraborty, K; Roy, S 📂 Article 📅 2011 🏛 IEEE ⚖ 215 KB

[IEEE 2011 Design, Automation & Test in

✍ Safar, M; El-Kharashi, M W; Shalan, M; Salem, A 📂 Article 📅 2011 🏛 IEEE ⚖ 271 KB

[IEEE 2011 Design, Automation & Test in

✍ Tuck-Boon Chan, ; Sartori, J; Gupta, P; Kumar, R 📂 Article 📅 2011 🏛 IEEE ⚖ 323 KB