✦ LIBER ✦

Testing and diagnosis of interconnect faults in cluster-based FPGA architectures

✍ Scribed by Harris, I.G.; Tessier, R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An Automated BIST Architecture for Testi

✍ Jack Smith; Tian Xia; Charles Stroud 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 451 KB

Techniques and algorithms for fault grad

✍ Tahoori, M.B.; Mitra, S. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 740 KB

Diagnosis of clustered faults and wafer

✍ Kaiyuan Huang; Agarwal, V.K.; Thulasiraman, K. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 346 KB

BIST-based test and diagnosis of FPGA lo

✍ Abramovici, M.; Stroud, C.E. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 227 KB

BIST-based diagnosis scheme for field pr

✍ Peng, Y.-L.; Wu, C.-W.; Liou, J.-J.; Huang, C.-T. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 135 KB

Delay Fault Testing of Look-Up Tables in

✍ Patrick Girard; Olivier Héron; Serge Pravossoudovitch; Michel Renovell 📂 Article 📅 2005 🏛 Springer US 🌐 English ⚖ 773 KB