✦ LIBER ✦

Techniques and algorithms for fault grading of FPGA interconnect test configurations

✍ Scribed by Tahoori, M.B.; Mitra, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A cost-efficient self-configurable BIST

✍ Zhu Jianfeng; He Hu; Wu Dong; Pan Liyang 📂 Article 📅 2011 🏛 Springer US 🌐 English ⚖ 653 KB

An Automated BIST Architecture for Testi

✍ Jack Smith; Tian Xia; Charles Stroud 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 451 KB

Erratum to: A Cost-Efficient Self-Config

✍ Jianfeng Zhu; Hu He; Dong Wu; Liyang Pan 📂 Article 📅 2011 🏛 Springer US 🌐 English ⚖ 43 KB

Testing and diagnosis of interconnect fa

✍ Harris, I.G.; Tessier, R. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 358 KB

Radiation and Fault Injection Testing of

✍ Nazar, Gabriel L.; Rech, Paolo; Frost, Christopher; Carro, Luigi 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 609 KB

Modelling and simulation of stator and r

✍ Shuo Chen; Rastko Živanović 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 564 KB