✦ LIBER ✦

Testability-based partial scan analysis

✍ Scribed by Prashant S. Parikh; Miron Abramovici

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Incremental Testability Analysis for Par

✍ Tianruo Yang; Zebo Peng 📂 Article 📅 1999 🏛 Springer US 🌐 English ⚖ 114 KB

Testability analysis and test-point inse

✍ Boubezari, S.; Cerny, E.; Kaminska, B.; Nadeau-Dostie, B. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 291 KB

Stuck-open testable scan-based CMOS sequ

✍ Park, B.-H.; Menon, P.R. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 823 KB

Ternary Scan Design for VLSI Testability

✍ Mou Hu; Smith, K.C. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 801 KB

Low overhead design-for-testability for

✍ YANG, D; CHEN, G; XIE, Y 📂 Article 📅 2007 🏛 Elsevier Science ⚖ 359 KB

Partial scan design based on circuit sta

✍ Dong Xiang; Patel, J.H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 584 KB