✦ LIBER ✦

Testability aspects of folded source-coupled logic

✍ Scribed by Gonzalez, J.L.; Rubio, A.

Book ID: 114447616
Publisher: The Institution of Electrical Engineers
Year: 1997
Tongue: English
Weight: 560 KB
Volume: 144
Category: Article
ISSN: 1350-2409
DOI: 10.1049/ip-cds:19971551

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Folded source-coupled logic vs. CMOS sta

Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs

✍ Allstot, D.J.; San-Hwa Chee, ; Kiaei, S.; Shrivastawa, M. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 723 KB

Modelling of source-coupled logic gates

✍ M. Alioto; G. Palumbo; S. Pennisi 📂 Article 📅 2002 🏛 John Wiley and Sons 🌐 English ⚖ 197 KB

## Abstract In this paper, the modelling of CMOS SCL gates is addressed. The topology both with and without output buffer is treated, and the noise margin as well as propagation delay performance are analytically derived, using standard BSIM3v3 model parameters. The propagation delay model of a si

Leakage Current Reduction Using Subthres

Leakage Current Reduction Using Subthreshold Source-Coupled Logic

✍ Tajalli, A.; Leblebici, Y. 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 414 KB

Modeling and Evaluation of Positive-Feed

Modeling and Evaluation of Positive-Feedback Source-Coupled Logic

✍ Alioto, M.; Pancioni, L.; Rocchi, S.; Vignoli, V. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 653 KB

Analysis of High-Speed GaAs Source-Coupl

Analysis of High-Speed GaAs Source-Coupled FET Logic Circuits

✍ Idda, M.; Takada, T.; Sudo, T. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 572 KB

Power-delay optimization of D-latch/MUX

Power-delay optimization of D-latch/MUX source coupled logic gates

✍ M. Alioto; G. Palumbo 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 209 KB