✦ LIBER ✦

Test sequencing problems arising in test planning and design for testability

✍ Scribed by Raghavan, V.; Shakeri, M.; Pattipati, K.R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS fault modeling, test generation and

✍ C Matthäus; B Krüger-Sprengel; C Glowacz; U Hübner; H.T Vierhaus 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 406 KB

Design for testability and built-in self

✍ Hideo Fujiwara 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 798 KB

Fundamentals of MCM Testing and Design-f

✍ Yervant Zorian 📂 Article 📅 1997 🏛 Springer US 🌐 English ⚖ 99 KB

Primitive delay faults: identification,

✍ Krstic, A.; Kwang-Ting Cheng; Chakradhar, S.T. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 356 KB

Testing and testable designs for one-tim

✍ Tong Liu; Wei Kang Huang; Meyer, F.J.; Lombardi, F. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 133 KB

Hierarchical test generation and design

✍ Ghosh, I.; Raghunathan, A.; Jha, N.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 361 KB