✦ LIBER ✦

Techniques for minimizing power dissipation in scan and combinational circuits during test application

✍ Scribed by Dabholkar, V.; Chakravarty, S.; Pomeranz, I.; Reddy, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Multiple scan chains for power minimizat

✍ Nicolici, N.; Al-Hashimi, B.M. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 661 KB

Minimisation of power dissipation during

✍ Nicolici, N.; Al-Hashimi, B.M.; Williams, A.C. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 249 KB

An Interleaving Technique for Reducing P

✍ Kuen-Jong Lee; Tsung-Chu Huang 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 248 KB

Reduction of power consumption in scan-b

✍ Tsung-Chu Huang; Kuen-Jong Lee 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 247 KB

A cone-based genetic optimization proced

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 205 KB

[IEEE Comput. Soc Eighth Asian Test Symp

✍ Tsung-Chu Huang, ; Kuen-Jeng Lee, 📂 Article 📅 1999 🏛 IEEE Comput. Soc 🌐 English ⚖ 249 KB