✦ LIBER ✦

Systolic array for VLSI implementation of realization techniques

✍ Scribed by Ali M. Eydgahi; H. Singh

Publisher: Elsevier Science
Year: 1988
Tongue: English
Weight: 258 KB
Volume: 28
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(88)90390-3

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The instruction systolic array — a paral

The instruction systolic array — a parallel architecture for VLSI

✍ Hans-Werner Lang 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 779 KB

VLSI design and implementation of systol

VLSI design and implementation of systolic tree queues

✍ Sadiq M. Sait; Muhammad A.A. Khalid 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 694 KB

Systolic array implementation of artific

Systolic array implementation of artificial neural networks

✍ K Vijayan Asari; C Eswaran 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 601 KB

Systolic VLSI arrays for the metric appr

Systolic VLSI arrays for the metric approach to pattern recognition

✍ James A. McMahon; Michael A. Pothier; Virenda C. Bhavsar 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 592 KB

The RPA — Optimising a processor array a

The RPA — Optimising a processor array architecture for implementation using VLSI

✍ C.R. Jesshope 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 457 KB

The RPA project aims at developing a general purpose array architecture exhibiting a wide range of perceived user parallelism. It comprises an array of efficient single-bit-slice cells, which can be configured in any number to form the processing elements of a processor array. Any number of cells i

VLSI implementation of an M-array image

VLSI implementation of an M-array image filter based on shift register array

✍ Chen-Yi Lee; Jer-Min Tsai; Shih-Chieh Hsu 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 760 KB