✦ LIBER ✦

VLSI design and implementation of systolic tree queues

✍ Scribed by Sadiq M. Sait; Muhammad A.A. Khalid

Publisher: Elsevier Science
Year: 1995
Tongue: English
Weight: 694 KB
Volume: 19
Category: Article
ISSN: 0141-9331
DOI: 10.1016/0141-9331(95)96908-n

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Systolic array for VLSI implementation o

Systolic array for VLSI implementation of realization techniques

✍ Ali M. Eydgahi; H. Singh 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 258 KB

An efficient implementation of priority

An efficient implementation of priority queues using fixed-sized systolic coprocessors

✍ Jyh-Jong Tsay 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 551 KB

Design and VLSI implementation of an ASI

Design and VLSI implementation of an ASIC for real-time manipulation of digital colour images

✍ I. Andreadis; K. Stavroglou; Ph. Tsalides 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 664 KB

Systolic algorithm for tensor products o

Systolic algorithm for tensor products of matrices: Implementation and applications

✍ E.V Krishnamurthy; M Kunde; M Schimmler; H Schröder 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 554 KB

Design and implementation of a VLSI seri

Design and implementation of a VLSI serial multiplier for fixed point numbers with self-checking capability

✍ Luca Breveglieri 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 710 KB

EVALUATION OF CNN TEMPLATE ROBUSTNESS TO

EVALUATION OF CNN TEMPLATE ROBUSTNESS TOWARDS VLSI IMPLEMENTATION

✍ KINGET, PETER; STEYAERT, MICHIEL 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 591 KB

In this paper a method for the evaluation of static robustness towards random variations in cellular neural network (CNN) templates is proposed. From this evaluation, circuit accuracy specifications for a VLSI implementation are derived which allow the designer to optimize the performance. Moreover,