✦ LIBER ✦

Substrate-triggered technique for on-chip ESD protection design in a 0.18-μm salicided CMOS process

✍ Scribed by Ming-Dou Ker; Tung-Yang Chen

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Substrate-triggered SCR device for on-ch

✍ Ming-Dou Ker; Kuo-Chun Hsu 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 608 KB

SCR device with dynamic holding voltage

✍ Ming-Dou Ker; Zi-Ping Chen 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 128 KB

On-chip ESD protection design with subst

✍ Ming-Dou Ker; Lin, K.-H.; Chien-Hui Chuang 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 760 KB

Low-leakage diode-triggered silicon cont

✍ Xiao-yang Du; Shu-rong Dong; Yan Han; Ming-xu Huo; Da-hai Huang 📂 Article 📅 2009 🏛 SP Zhejiang University Press 🌐 English ⚖ 507 KB

Characteristics of low-leakage deep-tren

✍ Shiao-Shien Chen; Tung-Yang Chen; Tien-Hao Tang; Jin-Lian Su; Tzer-Min Shen; Jen 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 604 KB

Investigation on different ESD protectio

✍ C Richier; P Salome; G Mabboux; I Zaza; A Juge; P Mortini 📂 Article 📅 2002 🏛 Elsevier Science 🌐 French ⚖ 668 KB