Substrate-triggered technique for on-chi
Substrate-triggered technique for on-chip ESD protection design in a 0.18-ฮผm salicided CMOS process
โ
Ming-Dou Ker; Tung-Yang Chen
๐
Article
๐
2003
๐
IEEE
๐
English
โ 788 KB