✦ LIBER ✦

SEPIA: a new isolation structure for soft-error-immune LSIs

✍ Scribed by Onai, T.; Nakamura, T.; Homma, N.

Book ID: 114534997
Publisher: IEEE
Year: 1993
Tongue: English
Weight: 548 KB
Volume: 40
Category: Article
ISSN: 0018-9383
DOI: 10.1109/16.182520

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A new soft-error-immune DRAM cell using

A new soft-error-immune DRAM cell using a stacked CMOS structure

✍ Terada, K.; Kurosawa, S.; Takeshima, T. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 628 KB

A new soft-error-immune static memory ce

A new soft-error-immune static memory cell having a vertical driver MOSFET with a buried source for the ground potential

✍ Minami, M.; Wakui, Y.; Matsuki, H.; Nagano, T. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 645 KB

A new soft-error-immune DRAM cell using

A new soft-error-immune DRAM cell using a stacked CMOS structure: K Tereda, S Kurosawa, T Takeshima (NEC Corp., Kawasaki, Japan) IEEE Trans. Electron. Devices (USA), vol. ED-34, no. 6, pp. 1368–1372 (June 1987)

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 72 KB

A VLSI memory cell is proposed that offers high immunity to alpha-particle-induced soft errors and a cell area comparable to a one-transistor memory cell. This memory cell consists of a pair of complementary MOSFETs and one capacitor. The PMOSFET is formed in an SOI film over the NMOSFET. Since both