✦ LIBER ✦

Research Challenges for On-Chip Interconnection Networks

✍ Scribed by Owens, J.D.; Dally, W.J.; Ho, R.; Jayasimha, D.N.; Keckler, S.W.; Li-Shiuan Peh

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On-Chip Interconnection Networks of the

✍ Gratz, P.; Changkyu Kim; Sankaralingam, K.; Hanson, H.; Shivakumar, P.; Keckler, 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 636 KB

An interconnection architecture for netw

✍ S. Suboh; M. Bakhouya; J. Gaber; T. El-Ghazawi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 590 KB

An interconnect architecture for network

✍ Karim, F.; Nguyen, A.; Dey, S. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 366 KB

An accurate performance model for networ

✍ Slavko Gajin; Zoran Jovanovic 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 976 KB

An energy consumption characterization o

✍ Antonio Flores; Juan L. Aragón; Manuel E. Acacio 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 684 KB

Inductance Modeling for On-Chip Intercon

✍ Shang-Wei Tu; Wen-Zen Shen; Yao-Wen Chang; Tai-Chen Chen; Jing-Yang Jou 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 229 KB