✦ LIBER ✦

An interconnect architecture for networking systems on chips

✍ Scribed by Karim, F.; Nguyen, A.; Dey, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An interconnection architecture for netw

✍ S. Suboh; M. Bakhouya; J. Gaber; T. El-Ghazawi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 590 KB

An energy consumption characterization o

✍ Antonio Flores; Juan L. Aragón; Manuel E. Acacio 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 684 KB

Xpipes: a network-on-chip architecture f

✍ Bertozzi, D.; Benini, L. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 901 KB

Research Challenges for On-Chip Intercon

✍ Owens, J.D.; Dally, W.J.; Ho, R.; Jayasimha, D.N.; Keckler, S.W.; Li-Shiuan Peh 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 390 KB

Design methodology for on-chip bus archi

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

An accurate performance model for networ

✍ Slavko Gajin; Zoran Jovanovic 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 976 KB