✦ LIBER ✦

Xpipes: a network-on-chip architecture for gigascale systems-on-chip

✍ Scribed by Bertozzi, D.; Benini, L.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An interconnection architecture for netw

✍ S. Suboh; M. Bakhouya; J. Gaber; T. El-Ghazawi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 590 KB

Design methodology for on-chip bus archi

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

An interconnect architecture for network

✍ Karim, F.; Nguyen, A.; Dey, S. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 366 KB

Flexible router architecture for network

✍ Mostafa S. Sayed; Ahmed Shalaby; Mohamed El-Sayed; Victor Goulart 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 894 KB

A Layer-Multiplexed 3D On-Chip Network A

✍ Sunkam Ramanujam, R.; Lin, B. 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 275 KB

Reliable network-on-chip design for mult

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB