✦ LIBER ✦

Flexible router architecture for network-on-chip

✍ Scribed by Mostafa S. Sayed; Ahmed Shalaby; Mohamed El-Sayed; Victor Goulart

Book ID: 116332534
Publisher: Elsevier Science
Year: 2012
Tongue: English
Weight: 894 KB
Volume: 64
Category: Article
ISSN: 0898-1221
DOI: 10.1016/j.camwa.2012.03.074

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An SDRAM-Aware Router for Networks-on-Ch

An SDRAM-Aware Router for Networks-on-Chip

✍ Wooyoung Jang; Pan, D.Z. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 802 KB

Xpipes: a network-on-chip architecture f

Xpipes: a network-on-chip architecture for gigascale systems-on-chip

✍ Bertozzi, D.; Benini, L. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 901 KB

A high level power model for Network-on-

A high level power model for Network-on-Chip (NoC) router

✍ Seung Eun Lee; Nader Bagherzadeh 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 572 KB

This paper presents a high level power estimation methodology for a Network-on-Chip (NoC) router, that is capable of providing cycle accurate power profile to enable power exploration at system level. Our power macro model is based on the number of flits passing through a router as the unit of abstr

An interconnection architecture for netw

An interconnection architecture for network-on-chip systems

✍ S. Suboh; M. Bakhouya; J. Gaber; T. El-Ghazawi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 590 KB

Broadband Operation of Nanophotonic Rout

Broadband Operation of Nanophotonic Router for Silicon Photonic Networks-on-Chip

✍ Biberman, A.; Lee, B.G.; Sherwood-Droz, N.; Lipson, M.; Bergman, K. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 492 KB

An interconnect architecture for network

An interconnect architecture for networking systems on chips

✍ Karim, F.; Nguyen, A.; Dey, S. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 366 KB