✦ LIBER ✦

On-Chip Interconnection Networks of the TRIPS Chip

✍ Scribed by Gratz, P.; Changkyu Kim; Sankaralingam, K.; Hanson, H.; Shivakumar, P.; Keckler, S.W.; Burger, D.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Research Challenges for On-Chip Intercon

✍ Owens, J.D.; Dally, W.J.; Ho, R.; Jayasimha, D.N.; Keckler, S.W.; Li-Shiuan Peh 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 390 KB

An interconnection architecture for netw

✍ S. Suboh; M. Bakhouya; J. Gaber; T. El-Ghazawi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 590 KB

An interconnect architecture for network

✍ Karim, F.; Nguyen, A.; Dey, S. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 366 KB

Interconnect Network Analysis of Many-Co

✍ Balakrishnan, A.; Naeemi, A. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 948 KB

On-Chip Interconnection Architecture of

✍ Wentzlaff, D.; Griffin, P.; Hoffmann, H.; Liewei Bao; Edwards, B.; Ramey, C.; Ma 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 1001 KB

Asynchronous on-chip networks

✍ Amde, M.; Felicijan, T.; Efthymiou, A.; Edwards, D.; Lavagno, L. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 305 KB