✦ LIBER ✦

On-Chip Interconnection Architecture of the Tile Processor

✍ Scribed by Wentzlaff, D.; Griffin, P.; Hoffmann, H.; Liewei Bao; Edwards, B.; Ramey, C.; Mattina, M.; Chyi-Chang Miao; Brown, J.F.; Agarwal, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An energy consumption characterization o

✍ Antonio Flores; Juan L. Aragón; Manuel E. Acacio 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 684 KB

An interconnection architecture for netw

✍ S. Suboh; M. Bakhouya; J. Gaber; T. El-Ghazawi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 590 KB

An interconnect architecture for network

✍ Karim, F.; Nguyen, A.; Dey, S. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 366 KB

On-Chip Interconnection Networks of the

✍ Gratz, P.; Changkyu Kim; Sankaralingam, K.; Hanson, H.; Shivakumar, P.; Keckler, 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 636 KB

Testing for Interconnect Crosstalk Defec

✍ Li Chen; Xiaoliang Bai; Sujit Dey 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 283 KB

Computationally efficient locality-aware

✍ Haroon-Ur-Rashid Khan; Feng Shi; WeiXing Ji; YuJin Gao; YiZhuo Wang; CaiXia Liu; 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 791 KB