𝔖 Bobbio Scriptorium

✦ LIBER ✦

Prolog To Defect Tolerance In Vlsi Circuits: Techniques And Yield Analysis

✍ Scribed by Falk, H.

Book ID: 118694326
Publisher: IEEE
Year: 1998
Tongue: English
Weight: 14 KB
Volume: 86
Category: Article
ISSN: 0018-9219
DOI: 10.1109/jproc.1998.705524

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Defect tolerance in VLSI circuits: techn

Defect tolerance in VLSI circuits: techniques and yield analysis

✍ Koren, I.; Koren, Z. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 413 KB

Clustering of random point defects and y

Clustering of random point defects and yield statistics in VLSI circuit fabrication

✍ Bernhard Neudecker 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 215 KB

Prolog to: Leakage current mechanisms an

Prolog to: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits

✍ Falk, H. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 147 KB

[IEEE Comput. Soc 20th IEEE Internationa

[IEEE Comput. Soc 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Monterey, CA, USA (3-5 Oct. 2005)] 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05) - Defect characterization and tolerance of QCA sequential devices and circuits

✍ Momenzadeh, M.; Huang, J.; Lombardi, F. 📂 Article 📅 2005 🏛 IEEE Comput. Soc ⚖ 324 KB

[IEEE 2010 IEEE International Symposium

[IEEE 2010 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT) - Kyoto, Japan (2010.10.6-2010.10.8)] 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems - Online Multiple Fault Detection in Reversible Circuits

✍ Farazmand, Navid; Zamani, Masoud; Tahoori, Mehdi B. 📂 Article 📅 2010 🏛 IEEE ⚖ 308 KB

[IEEE 2011 IEEE International Symposium

[IEEE 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) - Vancouver, BC, Canada (2011.10.3-2011.10.5)] 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems - A Soft Error Tolerance Estimation Method for Sequential Circuits

✍ Yoshimura, Masayoshi; Akamine, Yusuke; Matsunaga, Yusuke 📂 Article 📅 2011 🏛 IEEE ⚖ 272 KB