✦ LIBER ✦

Possibilities and limitations of IDDQ testing in submicron CMOS

✍ Scribed by Figueras, J.; Ferre, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

IDDQ Testing of Submicron CMOS—by Coolin

✍ M. Rencz; V. Székely; S. Török; K. Torki; B. Courtois 📂 Article 📅 2000 🏛 Springer US 🌐 English ⚖ 283 KB

IDDQ Testing of Opens in CMOS SRAMs

✍ Victor H. Champac; José Castillejos; Joan Figueras 📂 Article 📅 1999 🏛 Springer US 🌐 English ⚖ 79 KB

Test generation for IDDQ testing of brid

✍ Bollinger, S.W.; Midkiff, S.F. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 726 KB

A simple built-in current sensor for IDD

✍ A. Srivastava; S. Aluri; A.K. Chamakura 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 938 KB

The possibilities and limitations of ult

✍ P. Bastien 📂 Article 📅 1977 🏛 Elsevier Science ⚖ 898 KB

Possibilities and limits of high speed e

✍ K.D. van der Mest; J.E. Barth; E.H. Mulder 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 476 KB