✦ LIBER ✦

Physical design of testable CMOS digital integrated circuits

✍ Scribed by de Sousa, J.J.H.T.; Goncalves, F.M.; Teixeira, J.P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of Testable CMOS Logic Circuits U

✍ Jha, N.K.; Abraham, J.A. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 992 KB

Design of modular digital circuits for t

✍ Kusiak, A.; Huang, C.-C. 📂 Article 📅 1997 🏛 IEEE ⚖ 224 KB

Design of CMOS circuits for stuck-open f

✍ Jayasumana, A.P.; Malaiya, Y.K.; Rajsuman, R. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 406 KB

User's guidebook to digital CMOS integra

✍ Shiva, S.G. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 294 KB

Physical design guides for substrate noi

✍ Nagata, M.; Nagai, J.; Hijikata, K.; Morie, T.; Iwata, A. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 293 KB

Design of multioutput CMOS combinational

✍ Kundu, S. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 585 KB