✦ LIBER ✦

Physical design guides for substrate noise reduction in CMOS digital circuits

✍ Scribed by Nagata, M.; Nagai, J.; Hijikata, K.; Morie, T.; Iwata, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Methodology and experimental verificatio

✍ Badaroglu, M.; van Heijningen, M.; Gravot, V.; Compiet, J.; Donnay, S.; Gielen, 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 925 KB

Built-in Self-Calibration Circuit for Mo

✍ Ching-Che Chung; Chiun-Yao Ko; Sung-En Shen 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 405 KB

On-chip ESD protection design with subst

✍ Ming-Dou Ker; Lin, K.-H.; Chien-Hui Chuang 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 760 KB

[Springer Series in Advanced Microelectr

✍ Wirnshofer, Martin 📂 Article 📅 2013 🏛 Springer Netherlands ⚖ 354 KB

Circuit design and performance analysis

✍ Young-Wan Kim; Jong-Suk Chae; Dong-Chul Park 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 512 KB

[IEEE 2007 14th International Conference

✍ Pflanzl, W.C.; Seebacher, E. 📂 Article 📅 2007 🏛 IEEE ⚖ 387 KB