✦ LIBER ✦

Performance analysis of tapered gate in PD/SOI CMOS technology

✍ Scribed by Hwang, W.; Chuang, C. T.; Curran, B. W.; Rosenfield, M. G.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Effects of gate structures on the RF per

✍ Byung-Jin Lee, ; Kyosun Kim, ; Chong-Gun Yu, ; Jong-Ho Lee, ; Jong-Tae Park, 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 126 KB

RF characterization of metal T-gate stru

✍ Sang Lam, ; Hui Wan, ; Pin Su, ; Wyatt, P.W.; Chen, C.L.; Niknejad, A.M.; Chenmi 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 329 KB

Performance Improvement Versus CPW and L

✍ Xiao-Lan Tang; Franc, A.-L.; Pistono, E.; Siligaris, A.; Vincent, P.; Ferrari, P 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 837 KB

Identification of gate electrode discont

✍ Jenkins, K.A.; Burghartz, J.N.; Agnello, P.D. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 928 KB

Impact of Gate Leakage on Performances o

✍ Jung-Sheng Chen; Ming-Dou Ker 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 867 KB

Analysis of hot-electron reliability and

✍ Williams, S.C.; Kim, K.W.; Littlejohn, M.A.; Holton, W.C. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 466 KB