✦ LIBER ✦

On the yield of VLSI processors with on-chip CPU cache

✍ Scribed by Nikolos, D.; Vergos, H.T.

Book ID: 119773039
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 159 KB
Volume: 48
Category: Article
ISSN: 0018-9340
DOI: 10.1109/12.805163

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Cache memory organization to enhance the

Cache memory organization to enhance the yield of high performance VLSI processors

✍ Sohi, G.S. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 929 KB

Evaluating trace cache on moderate-scale

Evaluating trace cache on moderate-scale processors

✍ Sato, T. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 176 KB

The effect on yield and chip-area utiliz

The effect on yield and chip-area utilization of large fault-tolerant processor clusters

✍ Afzel Noore 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 309 KB

Impact of on-chip network parameters on

Impact of on-chip network parameters on nuca cache performances

✍ Bardine, A.; Comparetti, M.; Foglia, P.; Gabrielli, G.; Prete, C.A. 📂 Article 📅 2009 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 573 KB

On-Chip Interconnection Architecture of

On-Chip Interconnection Architecture of the Tile Processor

✍ Wentzlaff, D.; Griffin, P.; Hoffmann, H.; Liewei Bao; Edwards, B.; Ramey, C.; Ma 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 1001 KB

On the chip or on the fly [configurable

On the chip or on the fly [configurable and reconfigurable processors]

✍ Flaherty, N. 📂 Article 📅 2004 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 239 KB